Contents

1. 2.	ESI) – ANew EMI Environment	805
	ARC Source	80 8
3.	ESD Testing	810
4.	Summary	a 13

8. Plasma Charging Testing of Communication Satellites

F. Rosen Genemi Electric Company Valley Space Center Philadelphia, Pa.

Abstract

This paper discusses ESD as a radiated electromagnetic environment and . compared the ESD environment to "standard" EMI test environment. An arc generator used to assess th&sensitivity of typical spacecraft electronics is described.

The results of radiated susceptibility test\$ conducted on breadboard circuits and **a** satellite electrical model of a **communication** satellite are discussed.

1. ESD - A NEW EMI ENVIRONMENT

EMC requirements concommunication satellites built at GE Splice Division specify the test requirements of MiL-STD-461 and the test levels of MiL-STD-462 tailored to the specific mission. The radiated susceptibility tests typically speclified are RS02 and RS03.

RS02 (see Figure 1) is a low frequency magnetic susceptibility test. A wire id wrapped around the harness of the unit urider test and the voltage spike in Figure 1 is impressed on a 10 ohm resistor.





Figure 1. RS02

RS03 is a wideband electric field sensitivity test. The test is performed with **a** series of antennas and oscillators to cover the spectrum shown in Figure 2.. The test oscillator is swept so that bnly bne frequency at **a** time **is** applied to the test sample. The peaks in the spectrum correspond to the frequencies of on board transmitters.

Recognition of the plasma charging phenomena and the accompanying arc discharge results in a different EMI phenomena - high level radiation With frequency components extending from the lbw kilohertz to the gigahertz region.

Figure 3 illustrates the spectrum of a trapazoldal pulse with a 15-nsec rise time, a 40-nsec pulse width, and a peak amplitude of 1260 V/M. A significant difference between the curves of Figure 2 and Figure 3 is that the frequencies in Figure 3 are radiated simultaneously, while those of Figure 2 are radiated discretely.

The many of

This environment hhd not been previously teated at **GE Space Division.** A test program was instituted to assess the arc vulnerability of typical circuitry designed to tailored 462 levels and standard **EMC** practices, that is:

(1) Minimize circuit bandwidth.

(2) Use twisted pair wiring and differential techniques for low level signals.

(3) All boxes well bonded to structure.

The objectives of the test 3 were:

- (1) To determine if the arc was destructive to spacecraft circultry.
- (2) To establish upset levels of digital interface circuits.
- (3) To establish response thresholds of analog circuits.
- (4) To determine if "latch-up" modes Were excited when IC inputs were pulled above and below the supply voltages.





Figure 3. ARC Spectrum

2. ARC SOURCE

Since the plasma charging environment is not well defined, specification of a suitable arc source required engineering judgement. The arc source fabricated was based on a NASA approach and was similar to an arc source used during CTS testing, A block diagram of the arc generator is shown in Figure 4. A high voltage power supply charged the capacitor C through resistor R1. When the capacitor voltage reached the tube breakdown voltage, the capacitor discharged through R2 and the tube. The tube, capacitor, and resistors were easily changed so the breakdown voltage and arc energy were easily varied. A picture of the arc generator is shown in Figure 5.

OF POOR QUALITY





3. ESD TESTING

3.1 Circuit Testing

The testing proceeded in two phases. In the initial phase, breadboards of typical spacecraft circuits judged to be most sensitive to ESD were fabricated. The circuit test setup was a shdwn in Figure 6. The test circuits were located outside of the screen room and the arc generator was inside? the screen room. The test procedure was to move the arc generator progressively closer to the test harness and to observe circuit performance. This test approach assumed the component boxes were Well sealed and the harness was unshielded. The wires in the screen room were routed 5 cm above the ground plane and were radiated by the arc generator at distances of 30 cm to 2 cm. Test levels for the breadboard testing Were set at 10 kV and 36 mJ.

The first circuit tested wad the analog telemetry Conditioning circuit shown in Figure 7. The 100 chm resistor simulates a temperature sensor arid the 1 M Ω resistor simulates a telemetry encoder input **resistance**. The encoder is vulnerable because of the high resistance single-ended interface. In operation, a low bandwidth sample and hold circuit is usually incorporated in the encoder to minimize high frequency pickup. The voltage induced at various test paints was photographed as the arc generator was moved from 30 cm to 2 cm. Only one wire Was in the screen room at a time. The induced voltage was an exponentially damped sine wave lasting approximately 400 nsec. The chart in Figure 7 indicates the maximum peak-to-peak voltage induced when AD was in the screen room. Similar irradiating of the 100 ohm resistor resulted in 110 volts peak-to-peak at 2 cm at the bridge input. In all cases there was no damage and no circuit latch up. The high voltages induced in the 1 M Ω resistor indicated that damage ti, a telemetry encoder was possible.

The next circuit tested was a digital interface shown in Figure 8. The twisted pair interconnecting harness was radiated at distances from 30 cm to 2 cm. The induced voltage again was 20 MHz with a 40b nsec duration. The maximum peakto-peak voltage is shown in the chart on Figure 8. At distances to ? cm there Was no circuit malfunction. At 2 cm the circuit malfunctioned, Considering the + input of the LM 199 receiver, the negative excursion of the! ringing was clamped by the diode across the 100k resistor; however, the positive excursion of the ringing pulled the + input above the supply voltage and excited a parasitic mode, The receiver was upset for 400 used. The rekelver was not damaged and subsequently functioned formally. Wrapping the harness with 3 mil copper foil reduced the ringing amplitude at G to 45 volts and eliminated the spurious response.



Figure 6. Circuit Test Setup



Figure 7. Analog TLM Conditioner CKT



Figtire 8. Digital Interface CKT

3.2 Satellite Electrical Model Testing

After completion of the breadboard tests, a test was conducted on a satellite electrical model of a communication satellite currently under development. Figure 9 is a diagram of a typical satellite electrical model. These models are built with engineering model components. The harness is flight-like, but is unshielded. A heavy sheet of aluminum foil is mounted on the underside of the table and all boxes are electrically bonded to the ground plane. Performance of the satellite electrical model is monitored via a telemetry link to a test ground statioh. The test procedure was to radiate all harness segments, box interface connectors, and box surfaces at distances from 30 cm to 2 cm. The arc source was set at 13 kV and 455 mJ.



Figure 9. Typical Satellite Electrical Model

When the arc source was mbre than 7 cm from the hardware, there was no noticeable effect on system performance. At 2 cm the telemetry encoder lost frame sync. There was no upset of the serial digital interface circuit. This was attributed to the shielding effect of other wires in the harness bundle. Transient anomalies were recorded on two telemetry readings. The command system was unaffected at 2 cm arc distance. The PIN diodes in the transponder experienced a transient gain change, but quickly returned to normal operation.

4. SUMMARY.

At arc distances greater than 7 cm, there was no effect on circuit or electrical satellite model performance. At 2 cm, upsets but no damage was experienced. The testing was severe; however, there is no assurance that we over-tested. Clearly, the efforts to understand and characterize the charging phenomena must continue so that meaningful test levels can be established.